This website requires JavaScript.
Explore
Help
Register
Sign In
bartoszek
/
zephyr
Watch
1
Star
0
Fork
0
You've already forked zephyr
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
8e778d86f7
zephyr
/
dts
/
xtensa
History
Raffael Rostagno
5ee8600a59
drivers: adc: esp32: Clock init
...
Peripheral clock init. Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
2025-01-27 17:08:30 +01:00
..
amd
soc: amd: acp_6_0: add support for AMD ACP_6_0 soc.
2024-11-19 17:53:11 -05:00
espressif
drivers: adc: esp32: Clock init
2025-01-27 17:08:30 +01:00
intel
dai: intel: ssp: Refactor power management initialization
2024-12-11 21:34:57 +01:00
nxp
dts: xtensa: nxp_imx8m: Add SAI3 and SDMA3 node
2024-12-23 17:11:09 +01:00
dc233c.dtsi
xtensa: dc233c: Fix build warning in DTS on leading zeros
2024-04-03 20:41:45 -04:00
sample_controller32.dtsi
soc: xtensa: add sample_controller32
2024-10-02 09:58:36 +02:00
sample_controller.dtsi
xtensa.dtsi