dbb8ee38f2
Add driver for Microchip PolarFire SoC (MPFS) peripheral clock and soft
reset control.
Normally, the peripheral clocks and reset state are controlled by the
Hart Software Services (HSS) running on the Monitor processor. As an
alternative to using HSS services, applications can now enable the reset
controller in a device tree overly, for example:
&reset {
status = "okay";
};
&uart4 {
resets = <&reset MSS_RESET_ID_MMUART4>;
};
Embedded the reset controller node in system controller node.
Signed-off-by: Frank Kühndel <frank.kuehndel@embedded-brains.de>
Signed-off-by: Sebastian Huber <sebastian.huber@embedded-brains.de>
Signed-off-by: Conor Paxton <conor.paxton@microchip.com>
43 lines
1.1 KiB
Plaintext
43 lines
1.1 KiB
Plaintext
# Reset Controller driver configuration options
|
|
|
|
# Copyright (c) 2022 Andrei-Edward Popa <andrei.popa105@yahoo.com>
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
#
|
|
# Reset Controller options
|
|
#
|
|
menuconfig RESET
|
|
bool "Reset Controller drivers"
|
|
help
|
|
Reset Controller drivers. Reset node represents a region containing
|
|
information about reset controller device. The typical use-case is
|
|
for some other node's drivers to acquire a reference to the reset
|
|
controller node together with some reset information.
|
|
|
|
if RESET
|
|
|
|
config RESET_INIT_PRIORITY
|
|
int "Reset Controller driver init priority"
|
|
default 35
|
|
help
|
|
This option controls the priority of the reset controller device
|
|
initialization. Higher priority ensures that the device is
|
|
initialized earlier in the startup cycle. If unsure, leave at default
|
|
value
|
|
|
|
comment "Reset Controller Drivers"
|
|
|
|
rsource "Kconfig.rpi_pico"
|
|
rsource "Kconfig.gd32"
|
|
rsource "Kconfig.aspeed"
|
|
rsource "Kconfig.stm32"
|
|
rsource "Kconfig.numaker"
|
|
rsource "Kconfig.intel_socfpga"
|
|
rsource "Kconfig.npcx"
|
|
rsource "Kconfig.lpc_syscon"
|
|
rsource "Kconfig.nxp_rstctl"
|
|
rsource "Kconfig.mmio"
|
|
rsource "Kconfig.mchp_mss"
|
|
|
|
endif # RESET
|