Adds Xtensa as supported architecture for coredump. Fixes a few typos in documentation, Kconfig and a C file. Dumps minimal set of registers shown by 'info registers' in GDB for the sample_controller and ESP32 SOCs. Updates tests. Signed-off-by: Lauren Murphy <lauren.murphy@intel.com>
9 lines
217 B
Plaintext
9 lines
217 B
Plaintext
# Copyright (c) 2017 Intel Corporation
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config SOC_XTENSA_SAMPLE_CONTROLLER
|
|
bool "Xtensa sample_controller core"
|
|
select XTENSA
|
|
select XTENSA_HAL
|
|
select ARCH_SUPPORTS_COREDUMP
|