bartoszek/zephyr
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

include: dt-bindings: clock: stm32f410/f427: Fix macros definition

Browse Source 
Fix issues in macros definitions.

Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
Erwan Gouriou 2023-01-17 14:13:22 +01:00 committed by Carles Cufí
parent c5692ed273
commit 86ee2104b3
2 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
include/zephyr/dt-bindings/clock/stm32f410_clock.h
View File

@ -14,16 +14,16 @@
/** DCKCFGR devices */
#define CKDFSDM2A_SEL(val) STM32_CLOCK(val, 1, 14, DCKCFGR_REG)
#define CKDFSDM1A_SEL(val) STM32_CLOCK(val, 1, 15, DCKCFGR_REG)
#define SAI1A_SEL(val) STM32_CLOCK(val, 2, 20, DCKCFGR_REG)
#define SAI1B_SEL(val) STM32_CLOCK(val, 2, 22, DCKCFGR_REG)
#define I2S1_SEL(val) STM32_CLOCK(val, 2, 25, DCKCFGR_REG)
#define I2S2_SEL(val) STM32_CLOCK(val, 2, 27, DCKCFGR_REG)
#define SAI1A_SEL(val) STM32_CLOCK(val, 3, 20, DCKCFGR_REG)
#define SAI1B_SEL(val) STM32_CLOCK(val, 3, 22, DCKCFGR_REG)
#define I2S1_SEL(val) STM32_CLOCK(val, 3, 25, DCKCFGR_REG)
#define I2S2_SEL(val) STM32_CLOCK(val, 3, 27, DCKCFGR_REG)
#define CKDFSDM_SEL(val) STM32_CLOCK(val, 1, 31, DCKCFGR_REG)
/** DCKCFGR2 devices */
#define I2CFMP1_SEL(val) STM32_CLOCK(val, 1, 22, DCKCFGR2_REG)
#define I2CFMP1_SEL(val) STM32_CLOCK(val, 3, 22, DCKCFGR2_REG)
#define CK48M_SEL(val) STM32_CLOCK(val, 1, 27, DCKCFGR2_REG)
#define SDIO_SEL(val) STM32_CLOCK(val, 1, 28, DCKCFGR2_REG)
#define LPTIM1_SEL(val) STM32_CLOCK(val, 1, 30, DCKCFGR2_REG)
#define LPTIM1_SEL(val) STM32_CLOCK(val, 3, 30, DCKCFGR2_REG)
#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32F410_CLOCK_H_ */

4
include/zephyr/dt-bindings/clock/stm32f427_clock.h
View File

@ -13,8 +13,8 @@
/** DCKCFGR devices */
#define CKDFSDM2A_SEL(val) STM32_CLOCK(val, 1, 14, DCKCFGR_REG)
#define CKDFSDM1A_SEL(val) STM32_CLOCK(val, 1, 15, DCKCFGR_REG)
#define SAI1A_SEL(val) STM32_CLOCK(val, 2, 20, DCKCFGR_REG)
#define SAI1B_SEL(val) STM32_CLOCK(val, 2, 22, DCKCFGR_REG)
#define SAI1A_SEL(val) STM32_CLOCK(val, 3, 20, DCKCFGR_REG)
#define SAI1B_SEL(val) STM32_CLOCK(val, 3, 22, DCKCFGR_REG)
#define CLK48M_SEL(val) STM32_CLOCK(val, 1, 27, DCKCFGR_REG)
#define SDMMC_SEL(val) STM32_CLOCK(val, 1, 28, DCKCFGR_REG)
#define DSI_SEL(val) STM32_CLOCK(val, 1, 29, DCKCFGR_REG)