dts: lpc11u6x: add node and binding for on-chip EEPROM
This patch adds the DT nodes and binding for the on-chip EEPROM found on the LPC11U6x MCUs. Signed-off-by: Simon Guinot <simon.guinot@seagate.com>
This commit is contained in:
parent
84e0d8c78d
commit
75a2f3e484
@ -1,11 +1,12 @@
|
||||
/*
|
||||
* Copyright (c) 2020, Seagate
|
||||
* Copyright (c) 2020, Seagate Technology LLC
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
#include <arm/armv6-m.dtsi>
|
||||
#include <dt-bindings/clock/lpc11u6x_clock.h>
|
||||
#include <dt-bindings/gpio/gpio.h>
|
||||
#include <mem.h>
|
||||
|
||||
/ {
|
||||
cpus {
|
||||
@ -37,6 +38,18 @@
|
||||
compatible = "soc-nv-flash";
|
||||
};
|
||||
|
||||
/* On-chip EEPROM. */
|
||||
eeprom0: eeprom_0 {
|
||||
compatible = "nxp,lpc11u6x-eeprom";
|
||||
label = "EEPROM_0";
|
||||
/*
|
||||
* For some reasons, the IAP commands don't allow to
|
||||
* reach the last 64 bytes of the EEPROM.
|
||||
*/
|
||||
size = <(DT_SIZE_K(4) - 64)>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* PIO0_0 to PIO0_23. */
|
||||
pinmux0: pinmux@40044000 {
|
||||
compatible = "nxp,lpc11u6x-pinmux";
|
||||
|
||||
8
dts/bindings/mtd/nxp,lpc11u6x-eeprom.yaml
Normal file
8
dts/bindings/mtd/nxp,lpc11u6x-eeprom.yaml
Normal file
@ -0,0 +1,8 @@
|
||||
# Copyright (c) 2020 Seagate Technology LLC
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
description: NXP LPC11U6X on-chip EEPROM node
|
||||
|
||||
compatible: "nxp,lpc11u6x-eeprom"
|
||||
|
||||
include: eeprom-base.yaml
|
||||
Loading…
Reference in New Issue
Block a user