e62e54bdcd
Keeping IRQ0 priority as 1 and IRQ1 priority as 0 so that system timer which of priority 0 in ARC will be interrupted by IRQ1 of same priority. In ARM, system timer is of priority 1, hence making ISR0 priority as 2 and ISR1 priority as 1. Thus system timer will always be interrupted by ISR1 in both the architectures. Fixes: #12147 Signed-off-by: Spoorthi K <spoorthi.k@intel.com> |
||
|---|---|---|
| .. | ||
| interrupt.h | ||
| main.c | ||
| nested_irq.c | ||