| .. |
|
atmel,samd2x-gclk.yaml
|
|
|
|
atmel,samd5x-gclk.yaml
|
|
|
|
atmel,samd5x-mclk.yaml
|
|
|
|
clock-controller.yaml
|
|
|
|
espressif,esp32-rtc.yaml
|
clock: esp32: unify clock control for all espressif socs
|
2021-11-04 15:21:26 -04:00 |
|
fixed-clock.yaml
|
|
|
|
fixed-factor-clock.yaml
|
dts: bindings: fix file names
|
2021-10-20 07:33:04 -04:00 |
|
intel,agilex-clock.yaml
|
dts: bindings: clock: Add clock binding file for Intel Agilex Soc FPGA
|
2022-07-05 15:38:54 +00:00 |
|
intel,cavs-shim-clkctl.yaml
|
soc/xtensa/intel_adsp: Add cAVS clock driver
|
2022-06-27 12:42:04 +02:00 |
|
litex,clk.yaml
|
|
|
|
litex,clkout.yaml
|
|
|
|
microchip,xec-pcr.yaml
|
|
|
|
nordic,nrf-clock.yaml
|
|
|
|
nordic,nrf-oscillators.yaml
|
dts: Add missing nodes and bindings for peripherals present in nRF SoCs
|
2022-04-02 15:14:38 +02:00 |
|
nuvoton,npcx-pcc.yaml
|
|
|
|
nxp,imx-anatop.yaml
|
dts: bindings: add audio related dts bindings for imx-rt
|
2021-12-02 10:50:21 +01:00 |
|
nxp,imx-ccm-rev2.yaml
|
|
|
|
nxp,imx-ccm.yaml
|
|
|
|
nxp,lpc11u6x-syscon.yaml
|
drivers: clock_control: convert lpc11u6x syscon driver to pinctrl
|
2022-05-10 17:27:44 -05:00 |
|
nxp,lpc-syscon.yaml
|
|
|
|
renesas,r8a7795-cpg-mssr.yaml
|
drivers: clock: rcar: Deploy a driver for each soc
|
2022-06-28 18:11:44 +02:00 |
|
renesas,rcar-cpg-mssr.yaml
|
drivers: clock: rcar: Deploy a driver for each soc
|
2022-06-28 18:11:44 +02:00 |
|
st,stm32-clock-mux.yaml
|
dts/bindings/clocks: Add stm32 clock mux binding
|
2022-05-10 18:42:30 +02:00 |
|
st,stm32-hse-clock.yaml
|
|
|
|
st,stm32-lse-clock.yaml
|
drivers: clock_control: Make LSE driving configurable
|
2022-04-29 16:11:34 +02:00 |
|
st,stm32-msi-clock.yaml
|
|
|
|
st,stm32-rcc.yaml
|
dts: bindings: clock: stm32: Additional doc on rcc bindings
|
2022-06-29 10:29:46 +02:00 |
|
st,stm32f0-pll-clock.yaml
|
|
|
|
st,stm32f0-rcc.yaml
|
|
|
|
st,stm32f1-pll-clock.yaml
|
|
|
|
st,stm32f2-pll-clock.yaml
|
|
|
|
st,stm32f4-pll-clock.yaml
|
|
|
|
st,stm32f7-pll-clock.yaml
|
|
|
|
st,stm32f100-pll-clock.yaml
|
|
|
|
st,stm32f105-pll2-clock.yaml
|
|
|
|
st,stm32f105-pll-clock.yaml
|
dts/bindings/clocks: st,stm32f105-pll-clock.yaml: previd is required
|
2022-04-21 14:09:44 +02:00 |
|
st,stm32g0-hsi-clock.yaml
|
dts: bindings: clock add stm32go hsi binding
|
2022-07-04 15:20:06 +02:00 |
|
st,stm32g0-pll-clock.yaml
|
|
|
|
st,stm32g4-pll-clock.yaml
|
dts: bindings: clock stm32g4 has a PLL P divider
|
2022-03-23 09:25:47 -05:00 |
|
st,stm32h7-hsi-clock.yaml
|
|
|
|
st,stm32h7-pll-clock.yaml
|
|
|
|
st,stm32h7-rcc.yaml
|
dts: bindings: clock: stm32: Additional doc on rcc bindings
|
2022-06-29 10:29:46 +02:00 |
|
st,stm32l0-msi-clock.yaml
|
dts/bindings/clocks: stm32l0-msi-clock: Use enum for allowed values
|
2022-04-21 14:09:44 +02:00 |
|
st,stm32l0-pll-clock.yaml
|
|
|
|
st,stm32l4-pll-clock.yaml
|
|
|
|
st,stm32mp1-rcc.yaml
|
dts: stm32: Add rcc prop undershoot-prevention
|
2022-04-21 14:09:44 +02:00 |
|
st,stm32u5-msi-clock.yaml
|
|
|
|
st,stm32u5-pll-clock.yaml
|
|
|
|
st,stm32u5-rcc.yaml
|
dts: stm32: Add rcc prop undershoot-prevention
|
2022-04-21 14:09:44 +02:00 |
|
st,stm32wb-pll-clock.yaml
|
|
|
|
st,stm32wb-rcc.yaml
|
dts/bindings/clock: st-stm32(wb)-rcc: Clarify 'clock-frequency' meaning
|
2022-04-21 14:09:44 +02:00 |
|
st,stm32wl-hse-clock.yaml
|
|
|
|
st,stm32wl-rcc.yaml
|
dts/bindings: clock: cpu2-prescaler is optional on stm32wl
|
2021-11-03 16:19:06 -04:00 |
