Implement cache management APIs for Cortex-A/R AArch32 L1 caches. Signed-off-by: Manuel Argüelles <manuel.arguelles@nxp.com>