bartoszek/zephyr
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
efebf3fb64
zephyr/include/arch/riscv/common
History
Daniel Leung 8a79ce1428 riscv: add support for thread local storage 
Adds the necessary bits to initialize TLS in the stack
area and sets up CPU registers during context switch.

Signed-off-by: Daniel Leung <daniel.leung@intel.com>
2020-10-24 10:52:00 -07:00
..
linker.ld riscv: add support for thread local storage 2020-10-24 10:52:00 -07:00