8d4f1bcb78
Add pin definitions to enable GPIO cases to run on Quark D2000. Add pin definitions to enable GPIO cases to run on arduino_101_sss. Change-Id: I97eadb8316b1f80b899b167a01effab815626dae Signed-off-by: Qiu Peiyang <peiyangx.qiu@intel.com>
53 lines
1.4 KiB
C
53 lines
1.4 KiB
C
/*
|
|
* Copyright (c) 2015-2016 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef __TEST_GPIO_H__
|
|
#define __TEST_GPIO_H__
|
|
|
|
#include <zephyr.h>
|
|
#include <gpio.h>
|
|
#include <misc/util.h>
|
|
#include <ztest.h>
|
|
|
|
#if defined(CONFIG_BOARD_QUARK_SE_C1000_DEVBOARD)
|
|
#define DEV_NAME CONFIG_GPIO_QMSI_0_NAME
|
|
#define PIN_OUT 15 /* GPIO15_I2S_RXD */
|
|
#define PIN_IN 16 /* GPIO16_I2S_RSCK */
|
|
#elif defined(CONFIG_BOARD_QUARK_SE_C1000_DEVBOARD_SS)
|
|
#define DEV_NAME CONFIG_GPIO_QMSI_SS_0_NAME
|
|
#define PIN_OUT 4 /* GPIO_SS_AIN_12 */
|
|
#define PIN_IN 5 /* GPIO_SS_AIN_13 */
|
|
#elif defined(CONFIG_BOARD_ARDUINO_101)
|
|
#define DEV_NAME CONFIG_GPIO_QMSI_0_NAME
|
|
#define PIN_OUT 16 /* IO8 */
|
|
#define PIN_IN 19 /* IO4 */
|
|
#elif defined(CONFIG_BOARD_ARDUINO_101_SSS)
|
|
#define DEV_NAME CONFIG_GPIO_QMSI_SS_0_NAME
|
|
#define PIN_OUT 2 /* AD0 */
|
|
#define PIN_IN 3 /* AD1 */
|
|
#elif defined(CONFIG_BOARD_QUARK_D2000_CRB)
|
|
#define DEV_NAME CONFIG_GPIO_QMSI_0_NAME
|
|
#define PIN_OUT 8 /* DIO7 */
|
|
#define PIN_IN 9 /* DIO8 */
|
|
#endif
|
|
|
|
#define MAX_INT_CNT 3
|
|
struct drv_data {
|
|
struct gpio_callback gpio_cb;
|
|
int mode;
|
|
int index;
|
|
};
|
|
|
|
void test_gpio_pin_read_write(void);
|
|
void test_gpio_callback_edge_high(void);
|
|
void test_gpio_callback_edge_low(void);
|
|
void test_gpio_callback_level_high(void);
|
|
void test_gpio_callback_level_low(void);
|
|
void test_gpio_callback_add_remove(void);
|
|
void test_gpio_callback_enable_disable(void);
|
|
|
|
#endif /* __TEST_GPIO_H__ */
|