Filip Kokosinski 806c95163a dts/riscv: add missing riscv,isa fields and modify existing ones ... This commit adds/modifies `riscv,isa` strings using the following rules: * the ISA string is lowercase * multi-letter extensions are preceded with the underscore mark * if an extension is implied by another one, it is not specified - e.g. the D extension implies the F extension, so writing `rv32ifd` is redundant Signed-off-by: Filip Kokosinski <fkokosinski@antmicro.com>		2023-09-14 14:34:34 +02:00
..
altr,nios2f.yaml
arm,cortex-a53.yaml
arm,cortex-a55.yaml
arm,cortex-a72.yaml
arm,cortex-a76.yaml	dts: arm64: Add device tree for Intel SoCFPGA Agilex5 platform	2023-07-25 16:58:01 +00:00
arm,cortex-m0.yaml
arm,cortex-m0+.yaml
arm,cortex-m1.yaml
arm,cortex-m3.yaml
arm,cortex-m4.yaml
arm,cortex-m4f.yaml
arm,cortex-m7.yaml
arm,cortex-m23.yaml
arm,cortex-m33.yaml
arm,cortex-m33f.yaml
arm,cortex-m.yaml
arm,cortex-r4.yaml
arm,cortex-r4f.yaml
arm,cortex-r5.yaml
arm,cortex-r5f.yaml
arm,cortex-r7.yaml
arm,cortex-r52.yaml
arm,cortex-r82.yaml
cdns,tensilica-xtensa-lx3.yaml	dts: cpu: add cdns,tensilica-xtensa-lx3	2023-08-26 16:50:40 -04:00
cdns,tensilica-xtensa-lx4.yaml
cdns,tensilica-xtensa-lx6.yaml
cdns,tensilica-xtensa-lx7.yaml
cpu.yaml	dts: arm64: Add device tree for Intel SoCFPGA Agilex5 platform	2023-07-25 16:58:01 +00:00
espressif,riscv.yaml	dts/riscv: add missing riscv,isa fields and modify existing ones	2023-09-14 14:34:34 +02:00
gaisler,leon3.yaml
intel,alder_lake.yaml	soc: alder_lake: Add Adler Lake SoC	2023-08-09 13:45:38 +00:00
intel,apollo_lake.yaml
intel,atom.yaml
intel,elkhart_lake.yaml
intel,ish.yaml	boards: x86: Add boards and SoCs for Intel ISH	2023-07-28 17:49:09 +02:00
intel,lakemont.yaml
intel,niosv.yaml	dts/riscv: add missing riscv,isa fields and modify existing ones	2023-09-14 14:34:34 +02:00
intel,raptor_lake.yaml
intel,x86.yaml
ite,riscv-ite.yaml	dts/riscv: add missing riscv,isa fields and modify existing ones	2023-09-14 14:34:34 +02:00
neorv32-cpu.yaml	dts/riscv: add missing riscv,isa fields and modify existing ones	2023-09-14 14:34:34 +02:00
nuclei,bumblebee.yaml	dts/riscv: add missing riscv,isa fields and modify existing ones	2023-09-14 14:34:34 +02:00
qemu,nios2-zephyr.yaml
sample_controller.yaml
snps,arcem.yaml
telink,b91.yaml	dts/riscv: add missing riscv,isa fields and modify existing ones	2023-09-14 14:34:34 +02:00
zephyr,native-posix-cpu.yaml