| .. |
|
c0
|
dts: arm: st: c0: add spi node in dtsi file
|
2024-11-19 09:50:08 -05:00 |
|
f0
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
f1
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
f2
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
f3
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
f4
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
f7
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
g0
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
g4
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
h5
|
soc: Move up SRAM definitions for stm32h56/7x
|
2024-11-19 09:52:02 -05:00 |
|
h7
|
dts: arm: st: stm32h7 with dual core have flash clock enable bit
|
2024-11-04 13:41:46 -06:00 |
|
h7rs
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
l0
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
l1
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
l4
|
dts: arm: st: Fix memory mapping and size for STM32L4plus
|
2024-11-22 17:42:25 +01:00 |
|
l5
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
mp1
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
u0
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
u5
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
wb
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
wb0
|
dts: arm: st: wb0: Add BLE feature to STM32WB0x at SOC level
|
2024-11-25 14:42:54 +01:00 |
|
wba
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |
|
wl
|
dts: arm: st: Refactor DTSI files to use macro
|
2024-10-24 17:51:42 +02:00 |