zephyr/tests/drivers/uart/uart_async_api/src/test_uart.h
Marek Matej 6b57b3b786 soc: xtensa,riscv: esp32xx: refactor folder structure
Refactor the ESP32 target SOCs together with
all related boards. Most braking changes includes:

- changing the CONFIG_SOC_ESP32* to refer to
  the actual soc line (esp32,esp32s2,esp32s3,esp32c3)
- replacing CONFIG_SOC with the CONFIG_SOC_SERIES
- creating CONFIG_SOC_FAMILY_ESP32 to embrace all
  the ESP32 across all used architectures
- introducing CONFIG_SOC_PART_NUMBER_* to
  provide a SOC model config
- introducing the 'common' folder to hide all
  commonly used configs and files.
- updating west.yml to reflect previous changes in hal

Signed-off-by: Marek Matej <marek.matej@espressif.com>
2023-07-25 18:12:33 +02:00

31 lines
581 B
C

/*
* Copyright (c) 2019 Nordic Semiconductor ASA
*
* SPDX-License-Identifier: Apache-2.0
*/
/**
* @file
* @brief UART cases header file
*
* Header file for UART cases
*/
#ifndef __TEST_UART_H__
#define __TEST_UART_H__
#include <zephyr/drivers/uart.h>
#include <zephyr/ztest.h>
/* RX and TX pins have to be connected together*/
#if DT_NODE_EXISTS(DT_NODELABEL(dut))
#define UART_NODE DT_NODELABEL(dut)
#elif defined(CONFIG_SOC_SERIES_ESP32C3)
#define UART_NODE DT_NODELABEL(uart1)
#else
#define UART_NODE DT_CHOSEN(zephyr_console)
#endif
#endif /* __TEST_UART_H__ */