232851a428
core-macros.h includes other files not part of the xtensa HAL, make this esp32 specific Fixes #31301 Signed-off-by: Sylvio Alves <sylvio.alves@espressif.com>
68 lines
1.4 KiB
C
68 lines
1.4 KiB
C
/*
|
|
* Copyright (c) 2016 Cadence Design Systems, Inc.
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef ZEPHYR_ARCH_XTENSA_INCLUDE_XTENSA_API_H_
|
|
#define ZEPHYR_ARCH_XTENSA_INCLUDE_XTENSA_API_H_
|
|
|
|
#include <xtensa/hal.h>
|
|
#include "xtensa_rtos.h"
|
|
#include "xtensa_context.h"
|
|
|
|
/*
|
|
* Call this function to enable the specified interrupts.
|
|
*
|
|
* mask - Bit mask of interrupts to be enabled.
|
|
*/
|
|
static inline void z_xt_ints_on(unsigned int mask)
|
|
{
|
|
int val;
|
|
|
|
__asm__ volatile("rsr.intenable %0" : "=r"(val));
|
|
val |= mask;
|
|
__asm__ volatile("wsr.intenable %0; rsync" : : "r"(val));
|
|
}
|
|
|
|
|
|
/*
|
|
* Call this function to disable the specified interrupts.
|
|
*
|
|
* mask - Bit mask of interrupts to be disabled.
|
|
*/
|
|
static inline void z_xt_ints_off(unsigned int mask)
|
|
{
|
|
int val;
|
|
|
|
__asm__ volatile("rsr.intenable %0" : "=r"(val));
|
|
val &= ~mask;
|
|
__asm__ volatile("wsr.intenable %0; rsync" : : "r"(val));
|
|
}
|
|
|
|
/*
|
|
* Call this function to set the specified (s/w) interrupt.
|
|
*/
|
|
static inline void z_xt_set_intset(unsigned int arg)
|
|
{
|
|
#if XCHAL_HAVE_INTERRUPTS
|
|
__asm__ volatile("wsr.intset %0; rsync" : : "r"(arg));
|
|
#else
|
|
ARG_UNUSED(arg);
|
|
#endif
|
|
}
|
|
|
|
|
|
/* Call this function to clear the specified (s/w or edge-triggered)
|
|
* interrupt.
|
|
*/
|
|
static inline void _xt_set_intclear(unsigned int arg)
|
|
{
|
|
#if XCHAL_HAVE_INTERRUPTS
|
|
__asm__ volatile("wsr.intclear %0; rsync" : : "r"(arg));
|
|
#else
|
|
ARG_UNUSED(arg);
|
|
#endif
|
|
}
|
|
|
|
#endif /* ZEPHYR_ARCH_XTENSA_INCLUDE_XTENSA_API_H_ */
|