fad20c42c6
Typically we have ARC core configurations where Fast IRQs (FIRQ) are enabled together with multiple register files and those we have covered by testing. But FIRQ & single register bank we only happen to have on the older EMSK v2.2.it might be a good idea to add a similar configuration to nSIM "boards" so that we keep it tested regularly. nsim_em7d_v22 configuration is similar with em_staterkit_em7d_v22, both configed with FIRQ & single register bank. Signed-off-by: Watson Zeng <zhiwei@synopsys.com>
33 lines
641 B
Plaintext
33 lines
641 B
Plaintext
# Copyright (c) 2018 Synopsys, Inc. All rights reserved.
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
choice
|
|
prompt "ARC nSIM SoC Selection"
|
|
default SOC_NSIM_EM
|
|
depends on SOC_NSIM
|
|
|
|
config SOC_NSIM_EM
|
|
bool "Synopsys ARC EM in nSIM"
|
|
select CPU_HAS_MPU
|
|
|
|
config SOC_NSIM_EM7D_V22
|
|
bool "Synopsys ARC EM7D_V22 in nSIM"
|
|
select CPU_HAS_MPU
|
|
select CPU_HAS_FPU
|
|
|
|
config SOC_NSIM_SEM
|
|
bool "Synopsys ARC SEM in nSIM"
|
|
select CPU_HAS_MPU
|
|
select CPU_HAS_FPU
|
|
select ARC_HAS_SECURE
|
|
|
|
config SOC_NSIM_HS
|
|
bool "Synopsys ARC HS in nSIM"
|
|
select CPU_HAS_FPU
|
|
|
|
config SOC_NSIM_HS_SMP
|
|
bool "Multi-core Synopsys ARC HS in nSIM"
|
|
select CPU_HAS_FPU
|
|
|
|
endchoice
|