832a0ec049
This reverts commit "drivers/clock_control: Remove useless CLOCK_STM32_PLL_XTPRE config" 9be1f7e22f3b3c42009eeba15061cad3c0988b22. Fixes #32382 Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
34 lines
979 B
Plaintext
34 lines
979 B
Plaintext
# STM32F1 PLL configuration options
|
|
|
|
# Copyright (c) 2019 Linaro
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
if SOC_SERIES_STM32F1X
|
|
|
|
config CLOCK_STM32_PLL_XTPRE
|
|
bool "HSE to PLL /2 prescaler"
|
|
depends on SOC_STM32F10X_DENSITY_DEVICE && CLOCK_STM32_PLL_SRC_HSE
|
|
help
|
|
Enable this option to enable /2 prescaler on HSE to PLL clock signal
|
|
|
|
config CLOCK_STM32_PLL_MULTIPLIER
|
|
int "PLL multiplier"
|
|
depends on CLOCK_STM32_SYSCLK_SRC_PLL
|
|
default 9
|
|
range 2 16 if SOC_STM32F10X_DENSITY_DEVICE
|
|
range 4 9 if SOC_STM32F10X_CONNECTIVITY_LINE_DEVICE
|
|
help
|
|
PLL multiplier, PLL output must not exceed 72MHz. Allowed values:
|
|
Density devices: 2-16
|
|
Connectivity devices: 4 - 9 and 13 ( used for multiplication factor 6.5).
|
|
|
|
config CLOCK_STM32_PLL_PREDIV1
|
|
int "PREDIV1 Prescaler"
|
|
depends on SOC_STM32F10X_CONNECTIVITY_LINE_DEVICE && CLOCK_STM32_SYSCLK_SRC_PLL
|
|
default 1
|
|
range 1 16
|
|
help
|
|
PREDIV1 is PLL clock signal prescaler, allowed values: 1 - 16.
|
|
|
|
endif # SOC_SERIES_STM32F1X
|