4b38392ded
Adds the necessary bits to initialize TLS in the stack area and sets up CPU registers during context switch. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
31 lines
782 B
C
31 lines
782 B
C
/*
|
|
* Copyright (c) 2020 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <kernel_internal.h>
|
|
#include <arch/x86/ia32/arch.h>
|
|
#include <arch/x86/ia32/segmentation.h>
|
|
|
|
#define ENTRY_NUM (GS_TLS_SEG >> 3)
|
|
|
|
void z_x86_tls_update_gdt(struct k_thread *thread)
|
|
{
|
|
/*
|
|
* GS is used for thread local storage to pointer to
|
|
* the TLS storage area in stack. Here we update one
|
|
* of the descriptor so GS has the new address.
|
|
*
|
|
* The re-loading of descriptor into GS is taken care
|
|
* of inside the assembly swap code just before
|
|
* swapping into the new thread.
|
|
*/
|
|
|
|
struct segment_descriptor *sd = &_gdt.entries[ENTRY_NUM];
|
|
|
|
sd->base_low = thread->tls & 0xFFFFU;
|
|
sd->base_mid = (thread->tls >> 16) & 0xFFU;
|
|
sd->base_hi = (thread->tls >> 24) & 0xFFU;
|
|
}
|