247ba20fb4
Exit latency is the maximum time required by a CPU to transition from a specific idle state to active state. This information is going to be used to properly configure the wake up event in order to the system be able to execute the next scheduled task. Signed-off-by: Flavio Ceolin <flavio.ceolin@intel.com>
37 lines
1.0 KiB
YAML
37 lines
1.0 KiB
YAML
# Copyright (c) 2020, Intel Corporation
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
description: Properties for power management state
|
|
|
|
compatible: "zephyr,power-state"
|
|
|
|
properties:
|
|
power-state-name:
|
|
type: string
|
|
required: true
|
|
description: indicates a power state
|
|
enum:
|
|
- "active"
|
|
- "runtime-idle"
|
|
- "suspend-to-idle"
|
|
- "standby"
|
|
- "suspend-to-ram"
|
|
- "suspend-to-disk"
|
|
- "soft-off"
|
|
substate-id:
|
|
type: int
|
|
required: false
|
|
description: Platform specific identification.
|
|
min-residency-us:
|
|
type: int
|
|
required: false
|
|
description: |
|
|
Minimum residency duration in microseconds. It is the minimum time for a
|
|
given idle state to be worthwhile energywise. It includes the time to enter
|
|
in this state.
|
|
exit-latency-us:
|
|
type: int
|
|
required: false
|
|
description: |
|
|
Worst case latency in microseconds required to exit the idle state.
|