b687d76d09
Add infineon xmc series with XMC4500 support. XMC series comes with, - CPU operates upto 120MHz - 3 RAM (PSRAM1 - code, DSRAM1 - data and DSRAM2 - communiation) - upto 1MB flash init: clock control & gpio is not done, so SoC initialization directly relies on HAL. Core operating clock is stored in no_init section, which is kept under DSRAM1. Only DSRAM1 is used until clock support. Using PSRAM1 and DSRAM1 needs adaptation in linker script - planned for next revision. Note: SystemInit cannot be consumed directly due to vector table + HAL linker dependency. Signed-off-by: Parthiban Nallathambi <parthiban@linumiz.com>
30 lines
947 B
Plaintext
30 lines
947 B
Plaintext
# Copyright (c) 2019 Intel Corporation
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
comment "Optional modules. Make sure they're installed, via the project manifest."
|
|
|
|
source "modules/Kconfig.altera"
|
|
source "modules/Kconfig.atmel"
|
|
source "modules/Kconfig.canopennode"
|
|
source "modules/Kconfig.civetweb"
|
|
source "modules/Kconfig.cmsis"
|
|
source "modules/Kconfig.cypress"
|
|
source "modules/Kconfig.imx"
|
|
source "modules/Kconfig.infineon"
|
|
source "modules/Kconfig.libmetal"
|
|
source "modules/Kconfig.loramac-node"
|
|
source "modules/Kconfig.mbedtls"
|
|
source "modules/Kconfig.mcux"
|
|
source "modules/Kconfig.microchip"
|
|
source "modules/Kconfig.nordic"
|
|
source "modules/Kconfig.open-amp"
|
|
source "modules/Kconfig.silabs"
|
|
source "modules/Kconfig.simplelink"
|
|
source "modules/Kconfig.st"
|
|
source "modules/Kconfig.stm32"
|
|
source "modules/Kconfig.syst"
|
|
source "modules/Kconfig.tinycbor"
|
|
source "modules/Kconfig.tinycrypt"
|
|
source "modules/Kconfig.vega"
|
|
source "modules/Kconfig.xtensa"
|