a3a3383387
The memory slabs used for I2S are used through DMA. In case the CPU has a cache, we need to ensure minimum alignment so that an entire number of cache lines can be cleaned or invalidated. Signed-off-by: Aurelien Jarno <aurelien@aurel32.net> |
||
|---|---|---|
| .. | ||
| i2s_api | ||
| i2s_speed | ||