b1214ead19
For NPCX SMB/I2C SMB modules in FIFO mode, the registers include: * Common registers, offset 0x00-0x0f, accessible regardless of the value of BNK_SEL * Bank 0 registers, offset 0x10-0x1e, accessible if BNK_SEL is set to 0 * Bank 1 registers, offset 0x10-0x1e, accessible if BNK_SEL is set to 1 In the current driver, it uses two structures, `smb_reg` and `smb_fifo_reg`, to access `Common + Bank 0` and `Common + Bank 1` registers. But It might be easy to misunderstand that they are two different modules. This CL tries to simplify this by the following steps: 1. Use `union` to combine `Bank 0/1` registers in the same structure. 2. Remove `smb_fifo_reg`. We needn't use two structures to present SMB registers. Signed-off-by: Mulin Chao <mlchao@nuvoton.com> |
||
|---|---|---|
| .. | ||
| arc | ||
| arm | ||
| arm64 | ||
| mips | ||
| nios2 | ||
| posix | ||
| riscv | ||
| sparc | ||
| x86 | ||
| xtensa | ||
| Kconfig | ||