1a7eb61f02
Use DEVICE_API macro to place driver API instances into a linker section. Signed-off-by: Pieter De Gendt <pieter.degendt@basalte.be>
127 lines
3.3 KiB
C
127 lines
3.3 KiB
C
/*
|
|
* Copyright (c) 2025 Aesc Silicon
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#define DT_DRV_COMPAT aesc_uart
|
|
|
|
#include <errno.h>
|
|
#include <ip_identification.h>
|
|
#include <soc.h>
|
|
|
|
#include <zephyr/device.h>
|
|
#include <zephyr/devicetree.h>
|
|
#include <zephyr/drivers/uart.h>
|
|
#include <zephyr/init.h>
|
|
#include <zephyr/kernel.h>
|
|
|
|
#include <zephyr/logging/log.h>
|
|
LOG_MODULE_REGISTER(aesc_uart, CONFIG_UART_LOG_LEVEL);
|
|
|
|
struct uart_aesc_data {
|
|
DEVICE_MMIO_NAMED_RAM(regs);
|
|
};
|
|
|
|
struct uart_aesc_config {
|
|
DEVICE_MMIO_NAMED_ROM(regs);
|
|
uint64_t sys_clk_freq;
|
|
uint32_t current_speed;
|
|
};
|
|
|
|
struct uart_aesc_regs {
|
|
uint32_t data_width;
|
|
uint32_t sampling_sizes;
|
|
uint32_t fifo_depths;
|
|
uint32_t permissions;
|
|
uint32_t read_write;
|
|
uint32_t fifo_status;
|
|
uint32_t clock_div;
|
|
uint32_t frame_cfg;
|
|
uint32_t ip;
|
|
uint32_t ie;
|
|
};
|
|
|
|
#define DEV_CFG(dev) ((struct uart_aesc_config *)(dev)->config)
|
|
#define DEV_DATA(dev) ((struct uart_aesc_data *)(dev)->data)
|
|
#define DEV_UART(dev) \
|
|
((struct uart_aesc_regs *)DEVICE_MMIO_NAMED_GET(dev, regs))
|
|
|
|
#define AESC_UART_IRQ_TX_EN BIT(0)
|
|
#define AESC_UART_IRQ_RX_EN BIT(1)
|
|
#define AESC_UART_FIFO_TX_COUNT_MASK GENMASK(23, 16)
|
|
#define AESC_UART_READ_FIFO_VALID_BIT BIT(16)
|
|
|
|
static void uart_aesc_poll_out(const struct device *dev, unsigned char c)
|
|
{
|
|
struct uart_aesc_regs *uart = DEV_UART(dev);
|
|
|
|
while ((uart->fifo_status & AESC_UART_FIFO_TX_COUNT_MASK) == 0) {
|
|
/* Wait until transmit fifo is empty */
|
|
}
|
|
uart->read_write = c;
|
|
}
|
|
|
|
static int uart_aesc_poll_in(const struct device *dev, unsigned char *c)
|
|
{
|
|
const struct uart_aesc_regs *uart = DEV_UART(dev);
|
|
int val;
|
|
|
|
val = uart->read_write;
|
|
if (val & AESC_UART_READ_FIFO_VALID_BIT) {
|
|
*c = val & 0xFF;
|
|
return 0;
|
|
}
|
|
|
|
return -1;
|
|
}
|
|
|
|
static int uart_aesc_init(const struct device *dev)
|
|
{
|
|
const struct uart_aesc_config *cfg = DEV_CFG(dev);
|
|
volatile uintptr_t *base_addr = (volatile uintptr_t *)DEV_UART(dev);
|
|
volatile struct uart_aesc_regs *uart;
|
|
|
|
DEVICE_MMIO_NAMED_MAP(dev, regs, K_MEM_CACHE_NONE);
|
|
LOG_DBG("IP core version: %i.%i.%i.",
|
|
ip_id_get_major_version(base_addr),
|
|
ip_id_get_minor_version(base_addr),
|
|
ip_id_get_patchlevel(base_addr)
|
|
);
|
|
DEVICE_MMIO_NAMED_GET(dev, regs) = ip_id_relocate_driver(base_addr);
|
|
LOG_DBG("Relocate driver to address 0x%lx.", DEVICE_MMIO_NAMED_GET(dev, regs));
|
|
uart = DEV_UART(dev);
|
|
|
|
uart->clock_div = cfg->sys_clk_freq / cfg->current_speed / 8;
|
|
uart->frame_cfg = 7;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static DEVICE_API(uart, uart_aesc_driver_api) = {
|
|
.poll_in = uart_aesc_poll_in,
|
|
.poll_out = uart_aesc_poll_out,
|
|
.err_check = NULL,
|
|
};
|
|
|
|
#define AESC_UART_INIT(no) \
|
|
static struct uart_aesc_data uart_aesc_dev_data_##no; \
|
|
static struct uart_aesc_config uart_aesc_dev_cfg_##no = { \
|
|
DEVICE_MMIO_NAMED_ROM_INIT(regs, \
|
|
DT_INST(no, aesc_uart)), \
|
|
.sys_clk_freq = \
|
|
DT_PROP(DT_INST(no, aesc_uart), clock_frequency), \
|
|
.current_speed = \
|
|
DT_PROP(DT_INST(no, aesc_uart), current_speed), \
|
|
}; \
|
|
DEVICE_DT_INST_DEFINE(no, \
|
|
uart_aesc_init, \
|
|
NULL, \
|
|
&uart_aesc_dev_data_##no, \
|
|
&uart_aesc_dev_cfg_##no, \
|
|
PRE_KERNEL_1, \
|
|
CONFIG_KERNEL_INIT_PRIORITY_DEVICE, \
|
|
(void *)&uart_aesc_driver_api);
|
|
|
|
DT_INST_FOREACH_STATUS_OKAY(AESC_UART_INIT)
|