a0a9a67e58
The wall clock timer is not (per documentation) part of the "timestamping" register set on the DSP. And its counter and comparator registers work fine always. But if the DSP isn't set as the "owner" of the timestamp hardware, wall clock interrupts never arrive. Also grab the PLL ownership too, because SOF already does anyway. While we don't have a dynamic clock driver yet, we will surely want one soon and will needt this. Signed-off-by: Andy Ross <andrew.j.ross@intel.com> |
||
|---|---|---|
| .. | ||
| arc | ||
| arm | ||
| arm64 | ||
| nios2 | ||
| posix | ||
| riscv | ||
| sparc | ||
| x86 | ||
| xtensa | ||
| Kconfig | ||