a09ba37334
The Flexspi memory address defines the location of the externally attached flash to the MXRT600 based board. The flexspi has two different memory spaces for secure and non-secure access that are not aligned for the Flexspi register space and the memory map address space. The normal method of handling this via the two different dts files for secure/non-secure is not able to handle this because a base address is applied uniformly across multiple reg items. Changes include: - pull flexspi out of peripherals block to allow it to be explicitly expressed in the respective secure/non-secure SOC DTS files. - move the flash size definition to the board level definition and use the size of the actual flash device found on the board. : Signed-off-by: David Leach <david.leach@nxp.com> |
||
|---|---|---|
| .. | ||
| arc | ||
| arm | ||
| arm64 | ||
| nios2 | ||
| posix | ||
| riscv | ||
| sparc | ||
| x86 | ||
| xtensa | ||
| Kconfig | ||