Carles Cufi 4b23b5d589 arch: arm: Do not enable SW_VECTOR_RELAY with M0+ and VTOR ... Whenever a Cortex-M0+ supports the VTOR register it makes no sense to use the software vector relay mechanism. Therefore change the logic so that SW_VECTOR_RELAY does not get enabled whenever a VTOR register is present, but enable it if an M0+ has no VTOR. Signed-off-by: Carles Cufi <carles.cufi@nordicsemi.no>		2018-02-07 07:31:32 -06:00
..
arc	kernel: include: rename nano_internal.h to kernel_internal.h	2018-01-31 10:07:21 -06:00
arm	arch: arm: Do not enable SW_VECTOR_RELAY with M0+ and VTOR	2018-02-07 07:31:32 -06:00
common	drivers/interrupt_controller: Introduce multi-level interrupt support	2018-02-06 22:39:05 -05:00
nios2	drivers: flash: Add Nios-II QSPI flash driver	2018-02-05 06:30:50 -08:00
posix	native: exclude from coverage not coverable code	2018-02-05 06:26:53 -08:00
riscv32	kernel: include: rename nano_internal.h to kernel_internal.h	2018-01-31 10:07:21 -06:00
x86	soc: atom: support enumerating PCI devices	2018-02-01 02:19:45 -05:00
xtensa	kernel: include: rename nano_internal.h to kernel_internal.h	2018-01-31 10:07:21 -06:00
CMakeLists.txt	Introduce cmake-based rewrite of KBuild	2017-11-08 20:00:22 -05:00
Kconfig	arm: Generate privileged stacks	2018-02-06 15:31:16 -08:00