99a8155914
In the current implementation both SPSR and ELR registers are saved with the callee-saved registers and restored by the context-switch routine. To support nested IRQs we have to save those on the stack when entering and exiting from an ISR. Since the values are now carried on the stack we can now add those to the ESF and the initial stack and take care to restore them for new threads using the new thread wrapper routine. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
44 lines
728 B
C
44 lines
728 B
C
/*
|
|
* Copyright (c) 2019 Carlo Caione <ccaione@baylibre.com>
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief Cortex-A public exception handling
|
|
*
|
|
* ARM-specific kernel exception handling interface. Included by arm64/arch.h.
|
|
*/
|
|
|
|
#ifndef ZEPHYR_INCLUDE_ARCH_ARM_AARCH64_EXC_H_
|
|
#define ZEPHYR_INCLUDE_ARCH_ARM_AARCH64_EXC_H_
|
|
|
|
/* for assembler, only works with constants */
|
|
|
|
#ifdef _ASMLANGUAGE
|
|
#else
|
|
#include <zephyr/types.h>
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
struct __esf {
|
|
struct __basic_sf {
|
|
u64_t regs[20];
|
|
u64_t spsr;
|
|
u64_t elr;
|
|
} basic;
|
|
};
|
|
|
|
typedef struct __esf z_arch_esf_t;
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* _ASMLANGUAGE */
|
|
|
|
#endif /* ZEPHYR_INCLUDE_ARCH_ARM_AARCH64_EXC_H_ */
|