b63a028fbc
The current context preservation implementation saves the spsr and lr_irq registers, which contain the cpsr and pc register values of the interrupted context, in the thread callee-saved block and this prevents nesting of interrupts because these values are required to be part of the exception stack frame to preserve the nested interrupt context. This commit reworks the AArch32 non-Cortex-M context preservation implementation to save the spsr and lr_irq registers in the exception stack frame to allow preservation of the nested interrupt context as well as the interrupted thread context. Signed-off-by: Stephanos Ioannidis <root@stephanos.io>
90 lines
1.7 KiB
C
90 lines
1.7 KiB
C
/*
|
|
* Copyright (c) 2017 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief Per-arch thread definition
|
|
*
|
|
* This file contains definitions for
|
|
*
|
|
* struct _thread_arch
|
|
* struct _callee_saved
|
|
*
|
|
* necessary to instantiate instances of struct k_thread.
|
|
*/
|
|
|
|
#ifndef ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_THREAD_H_
|
|
#define ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_THREAD_H_
|
|
|
|
#ifndef _ASMLANGUAGE
|
|
#include <zephyr/types.h>
|
|
|
|
struct _callee_saved {
|
|
u32_t v1; /* r4 */
|
|
u32_t v2; /* r5 */
|
|
u32_t v3; /* r6 */
|
|
u32_t v4; /* r7 */
|
|
u32_t v5; /* r8 */
|
|
u32_t v6; /* r9 */
|
|
u32_t v7; /* r10 */
|
|
u32_t v8; /* r11 */
|
|
u32_t psp; /* r13 */
|
|
};
|
|
|
|
typedef struct _callee_saved _callee_saved_t;
|
|
|
|
#if defined(CONFIG_FLOAT) && defined(CONFIG_FP_SHARING)
|
|
struct _preempt_float {
|
|
float s16;
|
|
float s17;
|
|
float s18;
|
|
float s19;
|
|
float s20;
|
|
float s21;
|
|
float s22;
|
|
float s23;
|
|
float s24;
|
|
float s25;
|
|
float s26;
|
|
float s27;
|
|
float s28;
|
|
float s29;
|
|
float s30;
|
|
float s31;
|
|
};
|
|
#endif
|
|
|
|
struct _thread_arch {
|
|
|
|
/* interrupt locking key */
|
|
u32_t basepri;
|
|
|
|
/* r0 in stack frame cannot be written to reliably */
|
|
u32_t swap_return_value;
|
|
|
|
#if defined(CONFIG_FLOAT) && defined(CONFIG_FP_SHARING)
|
|
/*
|
|
* No cooperative floating point register set structure exists for
|
|
* the Cortex-M as it automatically saves the necessary registers
|
|
* in its exception stack frame.
|
|
*/
|
|
struct _preempt_float preempt_float;
|
|
#endif
|
|
|
|
#if defined(CONFIG_USERSPACE) || defined(CONFIG_FP_SHARING)
|
|
u32_t mode;
|
|
#if defined(CONFIG_USERSPACE)
|
|
u32_t priv_stack_start;
|
|
#endif
|
|
#endif
|
|
};
|
|
|
|
typedef struct _thread_arch _thread_arch_t;
|
|
|
|
#endif /* _ASMLANGUAGE */
|
|
|
|
#endif /* ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_THREAD_H_ */
|