zephyr/tests/drivers/gpio/gpio_basic_api
Jay Vasanth e56721b8f0 dts: gpio: Add Microchip XEC GPIO macros for use in device tree
Microchip XEC devices specify GPIO pin using octal numbering and
organize pins in banks of 32. Chip documentation does not use
bank naming rather naming each pin by its octal number. This has
led to the developer having to calculate the bit position of a pin
in its 32-bit bank when a specifying the pin for GPIO usage. We
created a set of defines for all possible GPIO pins that specify
the DT GPIO bank name used in the chip level DTSI files and the
bit position in that bank.

Signed-off-by: Jay Vasanth <jay.vasanth@microchip.com>
2023-03-02 13:52:03 +01:00
..
boards dts: gpio: Add Microchip XEC GPIO macros for use in device tree 2023-03-02 13:52:03 +01:00
dts/bindings yamllint: indentation: fix files in tests/ 2023-01-04 14:23:53 +01:00
src tests: drivers: gpio: basic_api: remove unused pinmux.h include 2023-02-23 16:56:04 -05:00
CMakeLists.txt
prj.conf tests: drivers: gpio: move the gpio basic test to new ztest API 2022-08-29 10:31:45 +02:00
README.txt
testcase.yaml yamllint: indentation: fix files in tests/ 2023-01-04 14:23:53 +01:00

GPIO 2-Pin Test
###############

This application tests the GPIO subsystem using a hardware configuration
where two GPIOs are directly wired together.  The test pins are
identified through a test-specific devicetree binding in the `dts/`
subdirectory, implemented for specific boards by overlay files in the
`boards/` directory.

For some boards `src/main.c` may also need to be extended to configure
the selected pins for use as GPIOs.

Only boards for which an overlay is present can pass this test.  Boards
without an overlay, or for which the required wiring is not provided,
will fail with an error like this:

    Validate device GPIO_0
    Check GPIO_0 output 2 connected to input 3
    FATAL output pin not wired to input pin? (out high => in low)

No special build options are required to make use of the overlay.