Before unmapping a memory page, the cache is flushed. If the given memory page is not mapped, this operation ends with a cpu exception on the ptl platform. Add check if tlb translation is active before flushing. Signed-off-by: Adrian Warecki <adrian.warecki@intel.com> |
||
|---|---|---|
| .. | ||
| CMakeLists.txt | ||
| Kconfig | ||
| mm_drv_bank.c | ||
| mm_drv_common.c | ||
| mm_drv_common.h | ||
| mm_drv_intel_adsp_mtl_tlb.c | ||
| mm_drv_intel_adsp_regions.c | ||
| mm_drv_intel_adsp_tlb.c | ||
| mm_drv_intel_adsp.h | ||
| mm_drv_ti_rat.c | ||