a93a80be82
CS hold time parameter is not correct which may cause bus fault randomly. System hang during status register reading after flash progromming which is caused by parameter accessing in XIP mode. Add dummy delay for READ command according the flash datasheet which is required for SDR mode. Use FlexSPI internal divider for clock updating instead of register in CCM to avoid potential risk caused by flash access during clock updating procedure. Signed-off-by: Raymond Lei <raymond.lei@nxp.com> |
||
|---|---|---|
| .. | ||
| CMakeLists.txt | ||
| Kconfig | ||
| Kconfig.max32_hpb | ||
| Kconfig.mcux | ||
| Kconfig.mspi | ||
| Kconfig.nxp_s32 | ||
| Kconfig.renesas_ra | ||
| Kconfig.sam | ||
| Kconfig.sifive | ||
| Kconfig.siwx91x_qspi | ||
| Kconfig.smartbond | ||
| Kconfig.stm32 | ||
| memc_max32_hpb.c | ||
| memc_mcux_flexspi_aps6404l.c | ||
| memc_mcux_flexspi_aps6408l.c | ||
| memc_mcux_flexspi_is66wvq8m4.c | ||
| memc_mcux_flexspi_s27ks0641.c | ||
| memc_mcux_flexspi_w956a8mbya.c | ||
| memc_mcux_flexspi.c | ||
| memc_mcux_flexspi.h | ||
| memc_mspi_aps6404l.c | ||
| memc_mspi_aps_z8.c | ||
| memc_mspi_aps_z8.h | ||
| memc_nxp_s32_qspi.c | ||
| memc_nxp_s32_qspi.h | ||
| memc_renesas_ra_sdram.c | ||
| memc_sam_smc.c | ||
| memc_silabs_siwx91x_qspi.c | ||
| memc_smartbond_nor_psram.c | ||
| memc_stm32_nor_psram.c | ||
| memc_stm32_sdram.c | ||
| memc_stm32_sdram.ld | ||
| memc_stm32_xspi_psram.c | ||
| memc_stm32_xspi_psram.ld | ||
| memc_stm32.c | ||
| sifive_ddr.c | ||
| sifive_ddrregs.h | ||