On mcu with Data Cache, when it is enabled (CONFIG_DCACHE=y), the DCACHE must be flushed after the NMI loop to trig all the irq, else the last one is missing. Signed-off-by: Francois Ramu <francois.ramu@st.com> |
||
|---|---|---|
| .. | ||
| arm | ||
| arm64 | ||
| common/semihost | ||
| x86 | ||
| xtensa_asm2 | ||