ef224ce1cd
Make the assembly codes compatible with both GNU and Metaware toolchain. * replace ".balign" with ".align" ".align" assembler directive is supposed by all ARC toolchains and it is implemented in a same way across ARC toolchains. * replace "mov_s __certain_reg" with "mov __certain_reg" Even though GCC encodes those mnemonics and even real HW executes them according to PRM these are restricted ones for mov_s and CCAC rightfully refuses to accept such mnemonics. So for compatibility and clarity sake we switch to 32-bit mov instruction which allows use of all those instructions. * Add "%%" prefix while accessing registers from inline ASM as it is required by MWDT. * Drop "@" prefix while accessing symbols (defined in C code) from ASM code as it is required by MWDT. Signed-off-by: Wayne Ren <wei.ren@synopsys.com> /#
83 lines
1.5 KiB
ArmAsm
83 lines
1.5 KiB
ArmAsm
/*
|
|
* Copyright (c) 2014 Wind River Systems, Inc.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief CPU power management
|
|
*
|
|
* CPU power management routines.
|
|
*/
|
|
|
|
#include <kernel_structs.h>
|
|
#include <offsets_short.h>
|
|
#include <toolchain.h>
|
|
#include <linker/sections.h>
|
|
#include <arch/cpu.h>
|
|
|
|
GTEXT(arch_cpu_idle)
|
|
GTEXT(arch_cpu_atomic_idle)
|
|
GDATA(z_arc_cpu_sleep_mode)
|
|
|
|
SECTION_VAR(BSS, z_arc_cpu_sleep_mode)
|
|
.align 4
|
|
.word 0
|
|
|
|
/*
|
|
* @brief Put the CPU in low-power mode
|
|
*
|
|
* This function always exits with interrupts unlocked.
|
|
*
|
|
* void nanCpuIdle(void)
|
|
*/
|
|
|
|
SECTION_FUNC(TEXT, arch_cpu_idle)
|
|
|
|
#ifdef CONFIG_TRACING
|
|
push_s blink
|
|
jl sys_trace_idle
|
|
pop_s blink
|
|
#endif
|
|
|
|
ld r1, [z_arc_cpu_sleep_mode]
|
|
or r1, r1, (1 << 4) /* set IRQ-enabled bit */
|
|
/*
|
|
* It's found that (in nsim_hs_smp), when cpu
|
|
* is sleeping, no response to inter-processor interrupt
|
|
* although it's pending and interrupts are enabled.
|
|
* (Here fire SNPS JIRA issue P10019563-41294 to trace)
|
|
* here is a workround
|
|
*/
|
|
#if defined(CONFIG_SOC_NSIM) && defined(CONFIG_SMP)
|
|
seti r1
|
|
_z_arc_idle_loop:
|
|
b _z_arc_idle_loop
|
|
#else
|
|
sleep r1
|
|
#endif
|
|
j_s [blink]
|
|
nop
|
|
|
|
/*
|
|
* @brief Put the CPU in low-power mode, entered with IRQs locked
|
|
*
|
|
* This function exits with interrupts restored to <key>.
|
|
*
|
|
* void arch_cpu_atomic_idle(unsigned int key)
|
|
*/
|
|
SECTION_FUNC(TEXT, arch_cpu_atomic_idle)
|
|
|
|
#ifdef CONFIG_TRACING
|
|
push_s blink
|
|
jl sys_trace_idle
|
|
pop_s blink
|
|
#endif
|
|
|
|
ld r1, [z_arc_cpu_sleep_mode]
|
|
or r1, r1, (1 << 4) /* set IRQ-enabled bit */
|
|
sleep r1
|
|
j_s.d [blink]
|
|
seti r0
|