47ff96593f
intel_s1000 uses DesignWare IP for UART. National Semiconductor 16550 (UART) component specification is followed in this IP. Change-Id: Ied7df1dc178d55b6dbe71d729d6383ba07274ea4 Signed-off-by: Rajavardhan Gundi <rajavardhan.gundi@intel.com> Signed-off-by: Anas Nashif <anas.nashif@intel.com>
123 lines
2.5 KiB
C
123 lines
2.5 KiB
C
/*
|
|
* Copyright (c) 2016 Cadence Design Systems, Inc.
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef XTENSA_SYS_IO_H
|
|
#define XTENSA_SYS_IO_H
|
|
|
|
#if !defined(_ASMLANGUAGE)
|
|
|
|
#include <sys_io.h>
|
|
|
|
/* Memory mapped registers I/O functions */
|
|
|
|
static ALWAYS_INLINE u32_t sys_read32(mem_addr_t addr)
|
|
{
|
|
return *(volatile u32_t *)addr;
|
|
}
|
|
|
|
|
|
static ALWAYS_INLINE void sys_write32(u32_t data, mem_addr_t addr)
|
|
{
|
|
*(volatile u32_t *)addr = data;
|
|
}
|
|
|
|
static ALWAYS_INLINE u8_t sys_read8(mem_addr_t addr)
|
|
{
|
|
return *(volatile u8_t *)addr;
|
|
}
|
|
|
|
static ALWAYS_INLINE void sys_write8(u8_t data, mem_addr_t addr)
|
|
{
|
|
*(volatile u8_t *)addr = data;
|
|
}
|
|
|
|
/* Memory bit manipulation functions */
|
|
|
|
static ALWAYS_INLINE void sys_set_bit(mem_addr_t addr, unsigned int bit)
|
|
{
|
|
u32_t temp = *(volatile u32_t *)addr;
|
|
|
|
*(volatile u32_t *)addr = temp | (1 << bit);
|
|
}
|
|
|
|
static ALWAYS_INLINE void sys_clear_bit(mem_addr_t addr, unsigned int bit)
|
|
{
|
|
u32_t temp = *(volatile u32_t *)addr;
|
|
|
|
*(volatile u32_t *)addr = temp & ~(1 << bit);
|
|
}
|
|
|
|
static ALWAYS_INLINE int sys_test_bit(mem_addr_t addr, unsigned int bit)
|
|
{
|
|
int temp = *(volatile int *)addr;
|
|
|
|
return (int)(temp & (1 << bit));
|
|
}
|
|
|
|
static ALWAYS_INLINE int sys_test_and_set_bit(mem_addr_t addr, unsigned int bit)
|
|
{
|
|
int retval = (*(volatile int *)addr) & (1 << bit);
|
|
*(volatile int *)addr = (*(volatile int *)addr) | (1 << bit);
|
|
return retval;
|
|
}
|
|
|
|
static ALWAYS_INLINE
|
|
int sys_test_and_clear_bit(mem_addr_t addr, unsigned int bit)
|
|
{
|
|
int retval = (*(volatile int *)addr) & (1 << bit);
|
|
*(volatile int *)addr = (*(volatile int *)addr) & ~(1 << bit);
|
|
return retval;
|
|
}
|
|
|
|
static ALWAYS_INLINE
|
|
void sys_bitfield_set_bit(mem_addr_t addr, unsigned int bit)
|
|
{
|
|
/* Doing memory offsets in terms of 32-bit values to prevent
|
|
* alignment issues
|
|
*/
|
|
sys_set_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
|
|
}
|
|
|
|
static ALWAYS_INLINE
|
|
void sys_bitfield_clear_bit(mem_addr_t addr, unsigned int bit)
|
|
{
|
|
sys_clear_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
|
|
}
|
|
|
|
static ALWAYS_INLINE
|
|
int sys_bitfield_test_bit(mem_addr_t addr, unsigned int bit)
|
|
{
|
|
return sys_test_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
|
|
}
|
|
|
|
|
|
static ALWAYS_INLINE
|
|
int sys_bitfield_test_and_set_bit(mem_addr_t addr, unsigned int bit)
|
|
{
|
|
int ret;
|
|
|
|
ret = sys_bitfield_test_bit(addr, bit);
|
|
sys_bitfield_set_bit(addr, bit);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static ALWAYS_INLINE
|
|
int sys_bitfield_test_and_clear_bit(mem_addr_t addr, unsigned int bit)
|
|
{
|
|
int ret;
|
|
|
|
ret = sys_bitfield_test_bit(addr, bit);
|
|
sys_bitfield_clear_bit(addr, bit);
|
|
|
|
return ret;
|
|
}
|
|
|
|
|
|
#endif /* !_ASMLANGUAGE */
|
|
|
|
|
|
#endif /* XTENSA_SYS_IO_H */
|