Mathieu Choplain 86c5135982 soc: st: stm32: hsem: update description for fifth HSEM ... The fifth HSEM (#define is equal to 4 due to zero-indexing) is used on STM32H7 to synchronize the two cores. Update the comment above the SEMID define to reflect this alternate usage. Also remove the associated define CFG_HW_ENTRY_STOP_MODE_MASK_SEMID, which is unused. Signed-off-by: Mathieu Choplain <mathieu.choplain@st.com>		2025-06-10 12:08:35 +02:00
..
ccm.ld	soc: stm32: handle CCM in LINKER_GENERATOR	2025-03-07 19:54:24 +01:00
CMakeLists.txt	drivers: stm32: dma: fix external dcache support	2025-06-06 10:19:58 +02:00
pinctrl_soc.h
pm_debug_swj.c
soc_config.c	soc: stm32f1x: Add support for stop/standby modes	2025-05-20 10:16:20 +02:00
stm32_backup_sram.c
stm32_backup_sram.ld
stm32_cache.c	drivers: stm32: dma: fix external dcache support	2025-06-06 10:19:58 +02:00
stm32_cache.h	drivers: stm32: dma: fix external dcache support	2025-06-06 10:19:58 +02:00
stm32_hsem.h	soc: st: stm32: hsem: update description for fifth HSEM	2025-06-10 12:08:35 +02:00
stm32_wkup_pins.c	soc: stm32: common: wkup_pins: fix log output	2025-05-02 09:15:59 +02:00
stm32_wkup_pins.h
stm32cube_hal.c