ac74d8b652
Replace the existing Apache 2.0 boilerplate header with an SPDX tag throughout the zephyr code tree. This patch was generated via a script run over the master branch. Also updated doc/porting/application.rst that had a dependency on line numbers in a literal include. Manually updated subsys/logging/sys_log.c that had a malformed header in the original file. Also cleanup several cases that already had a SPDX tag and we either got a duplicate or missed updating. Jira: ZEP-1457 Change-Id: I6131a1d4ee0e58f5b938300c2d2fc77d2e69572c Signed-off-by: David B. Kinder <david.b.kinder@intel.com> Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
45 lines
1.1 KiB
C
45 lines
1.1 KiB
C
/*
|
|
* Copyright (c) 2015-2016 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef __TEST_GPIO_H__
|
|
#define __TEST_GPIO_H__
|
|
|
|
#include <zephyr.h>
|
|
#include <gpio.h>
|
|
#include <misc/util.h>
|
|
#include <ztest.h>
|
|
|
|
#if defined(CONFIG_BOARD_QUARK_SE_C1000_DEVBOARD)
|
|
#define DEV_NAME CONFIG_GPIO_QMSI_0_NAME
|
|
#define PIN_OUT 15 /* GPIO15_I2S_RXD */
|
|
#define PIN_IN 16 /* GPIO16_I2S_RSCK */
|
|
#elif defined(CONFIG_BOARD_QUARK_SE_C1000_DEVBOARD_SS)
|
|
#define DEV_NAME CONFIG_GPIO_QMSI_SS_0_NAME
|
|
#define PIN_OUT 4 /* GPIO_SS_AIN_12 */
|
|
#define PIN_IN 5 /* GPIO_SS_AIN_13 */
|
|
#elif defined(CONFIG_BOARD_ARDUINO_101)
|
|
#define DEV_NAME CONFIG_GPIO_QMSI_0_NAME
|
|
#define PIN_OUT 16 /* IO8 */
|
|
#define PIN_IN 19 /* IO4 */
|
|
#endif
|
|
|
|
#define MAX_INT_CNT 3
|
|
struct drv_data {
|
|
struct gpio_callback gpio_cb;
|
|
int mode;
|
|
int index;
|
|
};
|
|
|
|
void test_gpio_pin_read_write(void);
|
|
void test_gpio_callback_edge_high(void);
|
|
void test_gpio_callback_edge_low(void);
|
|
void test_gpio_callback_level_high(void);
|
|
void test_gpio_callback_level_low(void);
|
|
void test_gpio_callback_add_remove(void);
|
|
void test_gpio_callback_enable_disable(void);
|
|
|
|
#endif /* __TEST_GPIO_H__ */
|