Refactor the ESP32 target SOCs together with all related boards. Most braking changes includes: - changing the CONFIG_SOC_ESP32* to refer to the actual soc line (esp32,esp32s2,esp32s3,esp32c3) - replacing CONFIG_SOC with the CONFIG_SOC_SERIES - creating CONFIG_SOC_FAMILY_ESP32 to embrace all the ESP32 across all used architectures - introducing CONFIG_SOC_PART_NUMBER_* to provide a SOC model config - introducing the 'common' folder to hide all commonly used configs and files. - updating west.yml to reflect previous changes in hal Signed-off-by: Marek Matej <marek.matej@espressif.com> |
||
|---|---|---|
| .. | ||
| include | ||
| offsets | ||
| startup | ||
| CMakeLists.txt | ||
| coredump.c | ||
| cpu_idle.c | ||
| crt1.S | ||
| debug_helpers_asm.S | ||
| fatal.c | ||
| gdbstub.c | ||
| gen_zsr.py | ||
| irq_manage.c | ||
| irq_offload.c | ||
| README-WINDOWS.rst | ||
| timing.c | ||
| tls.c | ||
| window_vectors.S | ||
| xcc_stubs.c | ||
| xtensa_backtrace.c | ||
| xtensa_intgen.py | ||
| xtensa_intgen.tmpl | ||
| xtensa_mmu.c | ||
| xtensa-asm2-util.S | ||
| xtensa-asm2.c | ||