This adds support for the TIMER1-4 counter. Each counter has 24bits and can run on LP_CLK (15-32KHz) or DIVN clock (32MHz) with prescaler 1-32. Each counter can have one alarm set. Signed-off-by: Jerzy Kasenberg <jerzy.kasenberg@codecoup.pl>
26 lines
523 B
YAML
26 lines
523 B
YAML
# Copyright (c) 2022 Renesas Electronics Corporation
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
description: Renesas SmartBond(tm) general purpose timers
|
|
|
|
compatible: "renesas,smartbond-timer"
|
|
|
|
include: base.yaml
|
|
|
|
properties:
|
|
reg:
|
|
required: true
|
|
|
|
clock-src:
|
|
required: true
|
|
type: phandle
|
|
description: |
|
|
Timer uses divn_clk or lp_clk
|
|
|
|
prescaler:
|
|
type: int
|
|
required: true
|
|
description: |
|
|
Clock prescaler at the input of the timer
|
|
Could be in range [0 .. 31] (CLK/(prescaler+1) )
|