The actual clock speed of the bus is partially determined by the rising/falling edges of the SCL. These settings allow applications to tune the clock based on board characteristics. Signed-off-by: Corey Wharton <xodus7@cwharton.com>