bartoszek/zephyr
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

drivers: i2s: remove now unused kconfig for stm32 i2s

Browse Source 
Now that PLLI2S is configured in the dts, these Kconfig are not useful
anymore.

Signed-off-by: Guillaume Gautier <guillaume.gautier-ext@st.com>
This commit is contained in:
Guillaume Gautier 2023-03-22 10:46:38 +01:00 committed by Carles Cufí
parent fef5425379
commit 7ad2012ddf
1 changed files with 0 additions and 40 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
drivers/i2s/Kconfig.stm32
View File

@ -22,44 +22,4 @@ config I2S_STM32_TX_BLOCK_COUNT
int "TX queue length"
default 4
config I2S_STM32_USE_PLLI2S_ENABLE
bool "Use PLL"
help
Enable it if I2S clock should be provided by the PLLI2S.
If not enabled the clock will be provided by HSI/HSE.
config I2S_STM32_PLLI2S_PLLM
int "Division factor for PLLI2S VCO input clock"
depends on I2S_STM32_USE_PLLI2S_ENABLE
default 8
range 2 63
help
Division factor for the audio PLL (PLLI2S) VCO input clock.
PLLM factor should be selected to ensure that the VCO
input frequency ranges from 1 to 2 MHz. It is recommended
to select a frequency of 2 MHz to limit PLL jitter.
Allowed values: 2-63
config I2S_STM32_PLLI2S_PLLN
int "Multiplier factor for PLLI2S VCO output clock"
depends on I2S_STM32_USE_PLLI2S_ENABLE
default 56
range 50 432
help
Multiply factor for the audio PLL (PLLI2S) VCO output clock.
PLLN factor should be selected to ensure that the VCO
output frequency ranges from 100 to 432 MHz.
Allowed values: 50-432
config I2S_STM32_PLLI2S_PLLR
int "Division factor for I2S clock"
depends on I2S_STM32_USE_PLLI2S_ENABLE
default 7
range 2 7
help
Division factor for the I2S clock.
PLLR factor should be selected to ensure that the I2S clock
frequency is less than or equal to 192MHz.
Allowed values: 2-7
endif # I2S_STM32