bartoszek/zephyr
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

drivers: mspi_dw: Add waiting for clock in nRF EXMIF specific resume

Browse Source 
After the START task is triggered, the clock that drives the SSI core
needs some time to become ready. Before that, writes to SSI registers
may be unsuccessful. Add a loop that performs test writes to one of
the registers after the EXMIF peripheral is resumed to ensure that it
is fully operable.

Signed-off-by: Andrzej Głąbek <andrzej.glabek@nordicsemi.no>
This commit is contained in:
Andrzej Głąbek 2025-06-10 12:53:10 +02:00 committed by Benjamin Cabé
parent 8b67b36f41
commit 6ddb616a23
2 changed files with 13 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
drivers/mspi/mspi_dw.c
View File

@ -16,7 +16,6 @@
#include <zephyr/sys/util.h>
#include "mspi_dw.h"
#include "mspi_dw_vendor_specific.h"
LOG_MODULE_REGISTER(mspi_dw, CONFIG_MSPI_LOG_LEVEL);
@ -116,6 +115,8 @@ DEFINE_MM_REG_WR(xip_write_wrap_inst, 0x144)
DEFINE_MM_REG_WR(xip_write_ctrl, 0x148)
#endif
#include "mspi_dw_vendor_specific.h"
static void tx_data(const struct device *dev,
const struct mspi_xfer_packet *packet)
{

11
drivers/mspi/mspi_dw_vendor_specific.h
View File

@ -33,6 +33,17 @@ static inline void vendor_specific_resume(const struct device *dev)
ARG_UNUSED(dev);
NRF_EXMIF->TASKS_START = 1;
/* Try to write an SSI register and wait until the write is successful
* to ensure that the clock that drives the SSI core is ready.
*/
uint32_t rxftlr = read_rxftlr(dev);
uint32_t rxftlr_mod = rxftlr ^ 1;
do {
write_rxftlr(dev, rxftlr_mod);
rxftlr = read_rxftlr(dev);
} while (rxftlr != rxftlr_mod);
}
static inline void vendor_specific_irq_clear(const struct device *dev)