bartoszek/zephyr
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

drivers: counter: stm32 counter timer exclude stm32 devices without APB2

Browse Source 
The STM32 devices like stm32F0/G0/C0 which have a f0-rcc compatible
does not have APB2 prescaler : do not try to set it.

Signed-off-by: Francois Ramu <francois.ramu@st.com>
This commit is contained in:
Francois Ramu 2024-08-09 13:03:33 +02:00 committed by Carles Cufí
parent e18254901c
commit 48b84d2c65
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/counter/counter_ll_stm32_timer.c
View File

@ -395,18 +395,18 @@ static int counter_stm32_get_tim_clk(const struct stm32_pclken *pclken, uint32_t
apb_psc = (uint32_t)(READ_BIT(RCC->APB1DIVR, RCC_APB1DIVR_APB1DIV));
#else
apb_psc = STM32_APB1_PRESCALER;
#endif
#endif /* CONFIG_SOC_SERIES_STM32MP1X */
}
#if !defined(CONFIG_SOC_SERIES_STM32F0X) && !defined(CONFIG_SOC_SERIES_STM32G0X)
#if !DT_HAS_COMPAT_STATUS_OKAY(st_stm32f0_rcc)
else {
#if defined(CONFIG_SOC_SERIES_STM32MP1X)
apb_psc = (uint32_t)(READ_BIT(RCC->APB2DIVR, RCC_APB2DIVR_APB2DIV));
#else
apb_psc = STM32_APB2_PRESCALER;
#endif
#endif /* CONFIG_SOC_SERIES_STM32MP1X */
}
#endif
#endif
#endif /* ! st_stm32f0_rcc */
#endif /* CONFIG_SOC_SERIES_STM32H7X */
#if defined(RCC_DCKCFGR_TIMPRE) || defined(RCC_DCKCFGR1_TIMPRE) || \
defined(RCC_CFGR_TIMPRE)