From 34b06f89fea3198a4ccebad4ab3fb18a674db322 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?An=C4=B1l=20Kara?= <anil.kara@analog.com>
Date: Mon, 3 Jun 2024 18:08:57 +0300
Subject: [PATCH] dts: arm: adi: Add timer nodes to max32657
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Add nodes timer0 to timer5. Add pwm and counter subnodes.

Signed-off-by: Anıl Kara <anil.kara@analog.com>
---
 dts/arm/adi/max32/max32657_common.dtsi | 114 +++++++++++++++++++++++++
 1 file changed, 114 insertions(+)

diff --git a/dts/arm/adi/max32/max32657_common.dtsi b/dts/arm/adi/max32/max32657_common.dtsi
index 61c3df8ce4d..445e8d1587e 100644
--- a/dts/arm/adi/max32/max32657_common.dtsi
+++ b/dts/arm/adi/max32/max32657_common.dtsi
@@ -154,6 +154,120 @@
 		clock-source = <ADI_MAX32_PRPH_CLK_SRC_PCLK>;
 		status = "disabled";
 	};
+
+	timer0: timer@10000 {
+		compatible = "adi,max32-timer";
+		reg = <0x10000 0x1000>;
+		interrupts = <4 0>;
+		status = "disabled";
+		clocks = <&gcr ADI_MAX32_CLOCK_BUS0 15>;
+		clock-source = <ADI_MAX32_PRPH_CLK_SRC_PCLK>;
+		prescaler = <1>;
+		pwm {
+			compatible = "adi,max32-pwm";
+			status = "disabled";
+			#pwm-cells = <3>;
+		};
+		counter {
+			compatible = "adi,max32-counter";
+			status = "disabled";
+		};
+	};
+
+	timer1: timer@11000 {
+		compatible = "adi,max32-timer";
+		reg = <0x11000 0x1000>;
+		interrupts = <5 0>;
+		status = "disabled";
+		clocks = <&gcr ADI_MAX32_CLOCK_BUS0 16>;
+		clock-source = <ADI_MAX32_PRPH_CLK_SRC_PCLK>;
+		prescaler = <1>;
+		pwm {
+			compatible = "adi,max32-pwm";
+			status = "disabled";
+			#pwm-cells = <3>;
+		};
+		counter {
+			compatible = "adi,max32-counter";
+			status = "disabled";
+		};
+	};
+
+	timer2: timer@12000 {
+		compatible = "adi,max32-timer";
+		reg = <0x12000 0x1000>;
+		interrupts = <6 0>;
+		status = "disabled";
+		clocks = <&gcr ADI_MAX32_CLOCK_BUS0 17>;
+		clock-source = <ADI_MAX32_PRPH_CLK_SRC_PCLK>;
+		prescaler = <1>;
+		pwm {
+			compatible = "adi,max32-pwm";
+			status = "disabled";
+			#pwm-cells = <3>;
+		};
+		counter {
+			compatible = "adi,max32-counter";
+			status = "disabled";
+		};
+	};
+
+	timer3: timer@13000 {
+		compatible = "adi,max32-timer";
+		reg = <0x13000 0x1000>;
+		interrupts = <7 0>;
+		status = "disabled";
+		clocks = <&gcr ADI_MAX32_CLOCK_BUS0 18>;
+		clock-source = <ADI_MAX32_PRPH_CLK_SRC_PCLK>;
+		prescaler = <1>;
+		pwm {
+			compatible = "adi,max32-pwm";
+			status = "disabled";
+			#pwm-cells = <3>;
+		};
+		counter {
+			compatible = "adi,max32-counter";
+			status = "disabled";
+		};
+	};
+
+	timer4: timer@14000 {
+		compatible = "adi,max32-timer";
+		reg = <0x14000 0x1000>;
+		interrupts = <8 0>;
+		status = "disabled";
+		clocks = <&gcr ADI_MAX32_CLOCK_BUS0 19>;
+		clock-source = <ADI_MAX32_PRPH_CLK_SRC_PCLK>;
+		prescaler = <1>;
+		pwm {
+			compatible = "adi,max32-pwm";
+			status = "disabled";
+			#pwm-cells = <3>;
+		};
+		counter {
+			compatible = "adi,max32-counter";
+			status = "disabled";
+		};
+	};
+
+	timer5: timer@15000 {
+		compatible = "adi,max32-timer";
+		reg = <0x15000 0x1000>;
+		interrupts = <9 0>;
+		status = "disabled";
+		clocks = <&gcr ADI_MAX32_CLOCK_BUS0 20>;
+		clock-source = <ADI_MAX32_PRPH_CLK_SRC_PCLK>;
+		prescaler = <1>;
+		pwm {
+			compatible = "adi,max32-pwm";
+			status = "disabled";
+			#pwm-cells = <3>;
+		};
+		counter {
+			compatible = "adi,max32-counter";
+			status = "disabled";
+		};
+	};
 };
 
 &nvic {